sumgem problems with initializiation order at a 1000SX SERDES card

Previous message: [thread] [date] [author]
Next message: [thread] [date] [author]
From: Hermann Lauer
Date: Tuesday, November 25, 2008 - 3:30 am

Hello,
the current sungem driver sets up the phy layer when insmoding the
driver, and later resets the gem chip in gem_reinit_chip(), called
from gem_do_start() which is called when a "ifconfig up" is done.

Unfortunately with the sun PCI FIBER 1000SX-card (which uses a SERDES
connected to the gem PCS part) this resets the
gem included PCS part too, which then cancels the previously established 
link (see debug output below).

Any idea how that could be solved ?

Thanks,
  Hermann

PS: There is only one "writeb" call in the code to reset the PCS, but the 
value is read with a readl. Typo ?

----------------------------------------------------------------
Some PCS registers before and after gem_reset(gp) is executed in 
gem_reinit_chip().

eth2: PCS_MIISTAT:a 12c, pcs_lpa=4120, PCS_MIIADV: 1e0
eth2: PCS_MIISTAT:b 108, pcs_lpa=0, PCS_MIIADV: e0

Note that e0 is the default PCS_MIIADV register value according to the docs.
  
-- 
Netzwerkadministration/Zentrale Dienste, Interdiziplinaeres 
Zentrum fuer wissenschaftliches Rechnen der Universitaet Heidelberg
IWR; INF 368; 69120 Heidelberg; Tel: (06221)54-8236 Fax: -5224
Email: Hermann.Lauer@iwr.uni-heidelberg.de
--
To unsubscribe from this list: send the line "unsubscribe netdev" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Previous message: [thread] [date] [author]
Next message: [thread] [date] [author]

Messages in current thread:
sumgem problems with initializiation order at a 1000SX SER ..., Hermann Lauer, (Tue Nov 25, 3:30 am)