RE: [PATCHv1 09/12] unicore32 core architecture: timer and time

Previous message: [thread] [date] [author]
Next message: [thread] [date] [author]
From: Guan Xuetao
Date: Sunday, January 2, 2011 - 2:47 am

> -----Original Message-----

When using clocksource_register_hz(&cksrc_puv3_oscr, CLOCK_TICK_RATE ),
 the shift value become 0, and mult value become 0x838a91a7, and the system will be broken
after printing "Switching to clocksource oscr".

When using clocksource_register_khz(&cksrc_puv3_oscr, CLOCK_TICK_RATE ),
the shift value become 0, and mult value become  0x4359611, and the system will run smoothly,
but timer interrupt seems too frequently. Perhaps it is 4 times faster.

For comparison, originally, when shift value is set to 0x12, the mult value become 1175e5e.

Which one is better?


Thanks john.

Guan Xuetao


--
Previous message: [thread] [date] [author]
Next message: [thread] [date] [author]

Messages in current thread:
RE: [PATCHv1 09/12] unicore32 core architecture: timer and ..., Guan Xuetao, (Sun Jan 2, 2:47 am)