On Wed, Aug 04, 2010 at 08:10:46PM +0400, Cyrill Gorcunov wrote:
No we are talking about the same thing. :-) And that code is already
there. The problem is the bits in register 0x61 are not always set
correctly in the case of SERRs (well at least in all the cases I have
dealt with). So you can easily can a flood of unknown nmis from an SERR
and register 0x61 would have the PERR/SERR bits set to 0. Fun, huh?
Cheers,
Don
--