Re: [PATCH] amd iommu: force flush of iommu prior during shutdown

Previous message: [thread] [date] [author]
Next message: [thread] [date] [author]
From: Neil Horman
Date: Thursday, April 1, 2010 - 10:11 am

On Thu, Apr 01, 2010 at 05:56:43PM +0200, Joerg Roedel wrote:
That sounds like a reasonable theory, I'll try hack something together shortly.

Can you explain this a bit further please?  From what I read, when the iommu is
disabled, AIUI it does no translations.  That means that any dma addresses which
the driver mapped via the iommu prior to a crash that are stored in devices will
just get strobed on the bus without any translation.  If those dma address do
not lay on top of any physical ram, won't that lead to bus errors, and
transaction aborts?  Worse, if those dma addresses do lie on top of real
physical addresses, won't we get corruption in various places?  Or am I missing
part of how that works?

Regards
Neil

--
Previous message: [thread] [date] [author]
Next message: [thread] [date] [author]

Messages in current thread:
Re: [PATCH] amd iommu: force flush of iommu prior during s ..., Eric W. Biederman, (Wed Mar 31, 11:43 am)
Re: [PATCH] amd iommu: force flush of iommu prior during s ..., Eric W. Biederman, (Wed Mar 31, 11:57 am)
Re: [PATCH] amd iommu: force flush of iommu prior during s ..., Eric W. Biederman, (Wed Mar 31, 12:51 pm)
Re: [PATCH] amd iommu: force flush of iommu prior during s ..., Eric W. Biederman, (Wed Mar 31, 9:04 pm)
Re: [PATCH] amd iommu: force flush of iommu prior during s ..., Neil Horman, (Thu Apr 1, 10:11 am)