On Wed, Dec 01, 2010 at 11:36:10AM -0500, Stephen Caudle wrote:
It is also unreasonable to have one core enabling the PPI on other
cores where the hardware behind the interrupt may not have been
initialized yet. If it is a private interrupt for a private peripheral,
then only the associated CPU should be enabling that interrupt.
I guess this is something which genirq can't cope with, in which case
either genirq needs to be modified to cope with private CPU interrupts,
which are controlled individually by their associated CPU, or we need a
private interface to support this.
--