Re: [PATCH 4/6 v3] PCI: support SR-IOV capability

Previous message: [thread] [date] [author]
Next message: [thread] [date] [author]
From: Roland Dreier
Date: Tuesday, September 30, 2008 - 3:40 pm

> +       ctrl = pci_ari_enabled(dev) ? PCI_IOV_CTRL_ARI : 0;
 > +       pci_write_config_word(dev, pos + PCI_IOV_CTRL, ctrl);
 > +       ssleep(1);

You seem to sleep for 1 second wherever you write the IOV_CTRL
register.  Why is this?  Is this specified by PCI, or is it coming from
somewhere else?

 - R.
--
Previous message: [thread] [date] [author]
Next message: [thread] [date] [author]

Messages in current thread:
[PATCH 4/6 v3] PCI: support SR-IOV capability, Zhao, Yu, (Sat Sep 27, 1:28 am)
Re: [PATCH 4/6 v3] PCI: support SR-IOV capability, Alex Chiang, (Tue Sep 30, 3:38 pm)
Re: [PATCH 4/6 v3] PCI: support SR-IOV capability, Roland Dreier, (Tue Sep 30, 3:40 pm)
Re: [PATCH 4/6 v3] PCI: support SR-IOV capability, Zhao, Yu, (Fri Oct 10, 12:24 am)