Re: Misc fixes for 2.6.27

Previous message: [thread] [date] [author]
Next message: [thread] [date] [author]
From: David Woodhouse
Date: Tuesday, September 2, 2008 - 1:23 am

On Tue, 2008-09-02 at 08:19 +0200, Andi Kleen wrote:

It's certainly possible that the same BIOS bug could show up elsewhere.
I was expecting that we could add new motherboards to the DMI table if
that happens.


That might work, I suppose -- although the iommu probe happens early, it
looks like the early-quirks are handled even earlier. Unfortunately the
last attempt at flashing a BIOS on my DG33BU has turned it into a brick
and even the recovery procedure doesn't work, so I can't test any more
-- I'm more inclined to stick with what I'd tested, but if you feel
strongly and someone can test this version, then perhaps we could go
with that instead...

I made it check for this:
00:00.0 Host bridge [0600]: Intel Corporation 82G33/G31/P35/P31 Express DRAM Controller [8086:29c0] (rev 02)

Are we sure that device never going to appear on a board which really
_does_ have an IOMMU? And we should probably get it into pci_ids.h too.


diff --git a/arch/x86/kernel/early-quirks.c b/arch/x86/kernel/early-quirks.c
index 4353cf5..f51f61b 100644
--- a/arch/x86/kernel/early-quirks.c
+++ b/arch/x86/kernel/early-quirks.c
@@ -95,6 +95,20 @@ static void __init nvidia_bugs(int num, int slot, int func)
 
 }
 
+#ifdef CONFIG_DMAR
+static void __init intel_g33_dmar(int num, int slot, int func)
+{
+	struct acpi_table_header *dmar_tbl;
+	acpi_status = status;
+
+	status = acpi_get_table(ACPI_SIG_DMAR, 0, &dmar_tbl);
+	if (ACPI_SUCCESS(status)) {
+		printk(KERN_INFO "BIOS BUG: DMAR advertised on Intel G31/G33 chipset -- ignoring\n");
+		dmar_disabled = 1;
+	}
+}
+#endif
+
 #define QFLAG_APPLY_ONCE 	0x1
 #define QFLAG_APPLIED		0x2
 #define QFLAG_DONE		(QFLAG_APPLY_ONCE|QFLAG_APPLIED)
@@ -114,6 +128,10 @@ static struct chipset early_qrk[] __initdata = {
 	  PCI_CLASS_BRIDGE_PCI, PCI_ANY_ID, QFLAG_APPLY_ONCE, via_bugs },
 	{ PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_K8_NB,
 	  PCI_CLASS_BRIDGE_HOST, PCI_ANY_ID, 0, fix_hypertransport_config },
+#ifdef CONFIG_DMAR
+	{ PCI_VENDOR_ID_INTEL, 0x29c0,
+	  PCI_CLASS_BRIDGE_HOST, PCI_ANY_ID, 0, intel_g33_dmar },
+#endif
 	{}
 };
 


-- 
David Woodhouse                            Open Source Technology Centre
David.Woodhouse@intel.com                              Intel Corporation



--
Previous message: [thread] [date] [author]
Next message: [thread] [date] [author]

Messages in current thread:
Misc fixes for 2.6.27, David Woodhouse, (Mon Sep 1, 1:14 pm)
Re: Misc fixes for 2.6.27, Andi Kleen, (Mon Sep 1, 3:32 pm)
Re: Misc fixes for 2.6.27, Arjan van de Ven, (Mon Sep 1, 3:35 pm)
Re: Misc fixes for 2.6.27, Andi Kleen, (Mon Sep 1, 4:01 pm)
Re: Misc fixes for 2.6.27, Arjan van de Ven, (Mon Sep 1, 4:16 pm)
Re: Misc fixes for 2.6.27, Andi Kleen, (Mon Sep 1, 11:19 pm)
Re: Misc fixes for 2.6.27, David Woodhouse, (Tue Sep 2, 1:23 am)
Blacklist DMAR on Intel G31/G33 chipsets, David Woodhouse, (Wed Sep 3, 3:53 am)
Re: Blacklist DMAR on Intel G31/G33 chipsets, Andi Kleen, (Wed Sep 3, 5:09 am)
Re: Blacklist DMAR on Intel G31/G33 chipsets, David Woodhouse, (Wed Sep 3, 5:22 am)
[PATCH] Blacklist DMAR on Intel G31/G33 chipsets, David Woodhouse, (Thu Sep 4, 1:54 am)
Re: [PATCH] Blacklist DMAR on Intel G31/G33 chipsets, Ingo Molnar, (Fri Sep 5, 11:34 am)
Re: [PATCH] Blacklist DMAR on Intel G31/G33 chipsets, David Woodhouse, (Fri Sep 5, 11:47 am)
Re: [PATCH] Blacklist DMAR on Intel G31/G33 chipsets, Ingo Molnar, (Sat Sep 6, 8:49 am)
Re: [PATCH] Blacklist DMAR on Intel G31/G33 chipsets, David Woodhouse, (Sun Sep 7, 1:20 am)
[2.6.27 PATCH] Blacklist DMAR on Intel G31/G33 chipsets, David Woodhouse, (Sun Sep 7, 8:35 am)