Yes on the 64-bit side we've had NUM_INVALIDATE_TLB_VECTORS (==8) for a
long time, but note that 64-bit is obviously for more modern CPUs. What
i'm mindful about (i'm not _that_ worried) are fragile APICs and unknown
erratas.
The other issue is that the concurrency pattern changes somewhat and
becomes more agressive. The existing 64-bit special-purpose TLB flush
code uses in essence synchronous waiting for that specific IPI that
belongs to that CPU, it sends the IPI then waits for the acknowledgement
by polling the flush mask:
send_IPI_mask(cpumask, INVALIDATE_TLB_VECTOR_START + sender);
while (!cpus_empty(f->flush_cpumask))
cpu_relax();
while with generic IPIs we could have asynchronous IPIs as well.
So with the TLB flush code there's never any true "multiple outstanding
IPIs" scenario for the same IPI, for 8 CPUs and fewer. (which is the
predominant majority of existing hardware)
i'd suggest we keep it at the current simple modulo rule.
Ingo
--