Re: [PATCH 2/2] x86: implement multiple queues for smp function call IPIs

Previous message: [thread] [date] [author]
Next message: [thread] [date] [author]
From: Jeremy Fitzhardinge
Date: Thursday, July 31, 2008 - 3:23 pm

Ingo Molnar wrote:

As Andi pointed out, this is more or less functionally identical to the 
code I ripped out of tlb_64.c, so this mode of operation has had lots of 
exposure on the 64-bit side.  Because the number of queues is a CONFIG 
variable, it would be relatively easy to make it a real config option, 
and/or use different numbers for 32 and 64-bit.  Choosing 1 as the 
number of queues will make it behave exactly as the current code does.

I'm not really familiar with all the ins and outs of apic bugs.  What's 
the issue you're concerned about?


Sure, that's possible in a followup patch.  There's a pile of repeated 
boilerplate code which would need to be cleaned up to make it 
configurable and/or runtime changable.  Also, it would need some way to 
allocate a contiguous block of vectors; I'm not sure if the just-posted 
SGI patch allows that...

It also occurred to me that it might be more interesting to parameterise 
the queues - and the mapping of cpus->queues - in a more topology-aware 
way than simply NQUEUES=NCPUS/x, queue=cpuid % NQUEUES.  But I haven't 
given it much thought.

    J
--
Previous message: [thread] [date] [author]
Next message: [thread] [date] [author]

Messages in current thread:
[PATCH 2/2] x86: implement multiple queues for smp functio ..., Jeremy Fitzhardinge, (Tue Jul 29, 4:32 pm)
Re: [PATCH 2/2] x86: implement multiple queues for smp fun ..., Jeremy Fitzhardinge, (Tue Jul 29, 4:43 pm)
Re: [PATCH 2/2] x86: implement multiple queues for smp fun ..., Jeremy Fitzhardinge, (Tue Jul 29, 5:44 pm)
Re: [PATCH 2/2] x86: implement multiple queues for smp fun ..., Jeremy Fitzhardinge, (Thu Jul 31, 3:23 pm)
Re: [PATCH 2/2] x86: implement multiple queues for smp fun ..., Jeremy Fitzhardinge, (Thu Jul 31, 9:58 pm)