On systems with non synchronized TSC the clocksource watchdog tends
to disable the TSC time source only quite late in boot (on my systems
typically even after kernel boot). So yes this could be a problem.
However he has a AMD QC system where the TSCs are synchronized on the
hardware level and there's also no message from the watchdog disabling
TSC, so this isn't the problem causing this issue. Must be something else.
-Andi
--
