Re: Intel IOMMU (and IOMMU for Virtualization) performances

!MAILaRCHIVE_VOTE_RePLACE
Previous message: [thread] [date] [author]
Next message: [thread] [date] [author]
To: <James.Bottomley@...>
Cc: <grundler@...>, <fujita.tomonori@...>, <linux-kernel@...>, <mgross@...>, <linux-scsi@...>
Date: Friday, June 6, 2008 - 12:44 am

On Thu, 05 Jun 2008 14:01:28 -0500
James Bottomley <James.Bottomley@HansenPartnership.com> wrote:


Yeah, they are nearly same. map_single allocates only one DMA address
while sg_map does allocates a DMA address again and again.



Agreed.

The current Intel IOMMU scheme is a bit unbalanced. It invalidates the
translation table every time dma_unmap_* is called, but it does the
batching of the TLB flushes. But it's what the most of Linux's IOMMU
code does.

I think that only PARISC (and IA64, of course) IOMMUs do the batching
of invalidating the translation table entries.
--
Previous message: [thread] [date] [author]
Next message: [thread] [date] [author]

Messages in current thread:
Intel IOMMU (and IOMMU for Virtualization) performances, FUJITA Tomonori, (Wed Jun 4, 10:47 am)
Re: Intel IOMMU (and IOMMU for Virtualization) performances, FUJITA Tomonori, (Fri Jun 6, 12:44 am)
Re: Intel IOMMU (and IOMMU for Virtualization) performances, FUJITA Tomonori, (Thu Jun 5, 10:49 am)
Re: Intel IOMMU (and IOMMU for Virtualization) performances, FUJITA Tomonori, (Fri Jun 6, 12:44 am)
Re: Intel IOMMU (and IOMMU for Virtualization) performances, FUJITA Tomonori, (Thu Jun 5, 10:49 am)