Re: [PATCH v2 -rt] ide: workaround buggy hardware issues with preemptable hardirqs

Previous message: [thread] [date] [author]
Next message: [thread] [date] [author]
From: Sergei Shtylyov
Date: Saturday, June 28, 2008 - 3:43 am

Hello.

Alan Cox wrote:

   His boot log shows the native mode.
   And you don't have much control about the interrupt sense at the IDE 
controller side, you can only select legacy/native (which would mean 
edge/level IRQs respectively) mode but the BIOS has a freedom to say 
misprogram ELCR for the PCI interrupt the controller is using.


   What's IDEIRT, some ISA bridge register? And why should one set 
[A]PIC to level mode for legacy mode IDE? :-O


   It's *not* in legacy mode, boot log shows "100# native mode".


   He has an OpenPIC, it's PowerPC SoC, so no ELCR either. Anton said to 
me that OpenPIC inputs from PCI IRQs are correctly programmed for level 
trigger.
Nothe that this ULi chip is on PCI Express, so maybe something is wrong 
with how IRQs are delivered over it to the SoC's PCIE controller

MBR, Sergei


--
Previous message: [thread] [date] [author]
Next message: [thread] [date] [author]

Messages in current thread:
Re: [PATCH v2 -rt] ide: workaround buggy hardware issues w ..., Sergei Shtylyov, (Sat Jun 28, 3:43 am)
Re: [PATCH v2 -rt] ide: workaround buggy hardware issues w ..., Benjamin Herrenschmidt, (Sun Jun 29, 4:26 pm)
Re: [RT] MPIC edge sensitive issues with hardirq preemptio ..., Benjamin Herrenschmidt, (Mon Jun 30, 2:59 pm)