On Wed, Jun 25, 2008 at 05:15:43PM +0400, Sergei Shtylyov wrote:
So far I own two ATAPI devices, IDE disks are quire rare nowadays,
should find one. ;-)
No, it's not Intel I/O APIC. IRQ18 is the virtual "Linux IRQ", no
correlations with the PIC IRQ number.
Hardirq preemption is on, of course. The whole problem is when hardirqs
preempted.
What do you mean by doesn't mask off? With hardirqs preemption it does
mask off IDE interrupt, and then sends an EOI. But it doesn't mask
processors' IRQs (i.e. local_irq_disable()), true. And MPIC is using
fasteoi path indeed.
It is PowerPC MPC8610 + ULi "Super South Bridge" connected through
PCI Express. This south bridge contains lots of devices (and lots of
PCI quirks, see arch/powerpc/platforms/86xx/mpc8610_hpcd.c).
PIC is OpenPIC-compatible (MPIC, built-in into MPC8610 SOC).
Note: I don't have any specifications on that ULi bridge, neither I have
any schematics for that board (so far, let's hope). So I can't say
exactly how things are inter-connected or what these PCI quirks are
actually doing (despite few comments in them).
And since it is PCI-E, interrupt things are quite troublesome to
debug without serial logic analyzer. :-)
Yeah.
Will try as soon as I'll get one.
Thanks,
--
Anton Vorontsov
email: cbouatmailru@gmail.com
irc://irc.freenode.net/bd2
--