Cc: Jesse Barnes <jbarnes@...>, <linux-arch@...>, Roland Dreier <rdreier@...>, James Bottomley <James.Bottomley@...>, Linus Torvalds <torvalds@...>, Matthew Wilcox <matthew@...>, Trent Piepho <tpiepho@...>, Russell King <rmk+lkml@...>, David Miller <davem@...>, <scottwood@...>, <linuxppc-dev@...>, <alan@...>, <linux-kernel@...>
On Wednesday 11 June 2008 13:40, Benjamin Herrenschmidt wrote:
Spinlocks... mutexes, semaphores, rwsems, rwlocks, bit spinlocks, bit
mutexes, open coded bit locks (of which there are a number floating
around in drivers/).
But even assuming you get all of that fixed up. I wonder what is such
a big benefit to powerpc that you'll rather add the exception "cacheable
stores are not ordered with previous io stores" than to say "any driver
which works on x86 will work on powerpc as far as memory ordering goes"?
(don't you also need something to order io reads with cacheable reads?
as per my observation that your rmb is broken according to IBM docs)
Obviously you already have a sync instruction in your writel, so 1)
adding a second one doesn't slow it down by an order of mangnitude or
anything, just some small factor; and 2) you obviously want to be
converting high performance drivers to a more relaxed model anyway
regardless of whether there is one sync or two in there.
Has this ever been measured or thought carefully about? Beyond the
extent of "one sync good, two sync bad" ;)
--
