Re: NIU - Sun Neptune 10g - Transmit timed out reset (2.6.24)

!MAILaRCHIVE_VOTE_RePLACE
Previous message: [thread] [date] [author]
Next message: [thread] [date] [author]
To: <Matheos.Worku@...>
Cc: <jesper@...>, <yhlu.kernel@...>, <linux-kernel@...>, <netdev@...>
Date: Thursday, May 29, 2008 - 1:34 am

From: Matheos Worku <Matheos.Worku@Sun.COM>
Date: Tue, 27 May 2008 18:18:57 -0700


Since my hack patch didn't fix his problem at all, are you suggesting
that we end up not fielding TX mark interrupts even though mark is set
in all the TX descriptors and this is what hangs the chip?

I find that very unlikely, especially because with my test patch every
single TX descriptor will have the mark bit set and therefore we'd
have to not receive all of those TX mark interrupts in order for the
TX unit to hang like that.

Something else must be going wrong.
--
Previous message: [thread] [date] [author]
Next message: [thread] [date] [author]

Messages in current thread:
Re: NIU - Sun Neptune 10g - Transmit timed out reset (2.6.24), David Miller, (Thu May 29, 1:34 am)