login
Header Space

 
 

RE: Mapping PCI BAR through /sys/devices/pci* sets cache-disableandwrite-through

Score:
Previous message: [thread] [date] [author]
Next message: [thread] [date] [author]
To: Keith Packard <keithp@...>
Cc: linux-kernel <linux-kernel@...>, Siddha, Suresh B <suresh.b.siddha@...>
Date: Thursday, April 17, 2008 - 9:14 am

>-----Original Message-----

Yes. But, the API being there for some time may mean that there is some
user who always wants UC behavior with or without PREFETCHABLE flag.
With PAT changes we thought of ioctl and then settled on new interface.


Yes. Easiest way to do that will be to use UC_MINUS (Just set PCD bit
and not PWT bit) until PAT changes.
Ioremap() uses UC_MINUS, it should not have any side effects to other
users who expect this mapping to be UC without any MTRR setting.


Noo.. Now we have one more thing in PAT to do list :-(. To go and plug
those mprotect APIs to prevent users from doing things like this.

Thanks,
Venki

--
Previous message: [thread] [date] [author]
Next message: [thread] [date] [author]

Messages in current thread:
RE: Mapping PCI BAR through /sys/devices/pci* sets cache-dis..., Pallipadi, Venkatesh, (Wed Apr 16, 6:23 pm)
RE: Mapping PCI BAR through /sys/devices/pci* sets cache-dis..., Pallipadi, Venkatesh, (Thu Apr 17, 9:14 am)
speck-geostationary