yeah - 64-bit is different here and it's not affected by the problem
because there SECTION_SIZE_BITS is 27 (==128 MB chunks),
MAX_PHYSADDR_BITS is 40 (== 1 TB) - giving 8192 section map entries.
Once larger than 1 TB 64-bit x86 systems are created MAX_PHYSADDR_BITS
needs to be increased.
The only downside of the current setup on 64-bit is that it wastes 128K
of RAM on the majority of systems. We could perhaps try a shift of 28,
which halves the footprint to 64K of RAM, and which still is good enough
to allow the PCI aperture to remain a hole on most systems. It would
also compress the data-cache footprint of the sparse memory maps.
(without having to use sparsemem-extreme indirection)
Ingo
--