On Mon, Sep 10, 2007 at 11:59:29AM -0700, Christoph Lameter wrote:
The one exception to this being the case where process-level code is
communicating to an interrupt handler running on that same CPU -- on
all CPUs that I am aware of, a given CPU always sees its own writes
in order.
Thanx, Paul
-