Actually, no one is suggesting that we try to do that at all.
The discussion about RMW ops on MMIO space started with a comment
attributed to the gcc developers that one reason why gcc on x86
doesn't use instructions that do RMW ops on volatile variables is that
volatile is used to mark MMIO addresses, and there was some
uncertainty about whether (non-atomic) RMW ops on x86 could be used on
MMIO. This is in regard to the question about why gcc on x86 always
moves a volatile variable into a register before doing anything to it.
So the whole discussion is irrelevant to ARM, PowerPC and any other
architecture except x86[-64].
Paul.
-
