login
Login
/
Register
Search
Forums
News
Blogs
Features
Site
Home
»
Mailing list archives
»
linux-kernel
»
2007
»
June
»
28
Re: Wrong cache size reported on Q6600
view
thread
!MAILaRCHIVE_VOTE_RePLACE
Previous message: [
thread
] [
date
] [
author
]
Next message: [
thread
] [
date
] [
author
]
[view in full thread]
From:
Siddha, Suresh B <suresh.b.siddha@...>
To: Con Kolivas <kernel@...>
Cc: linux kernel mailing list <linux-kernel@...>
Subject:
Re: Wrong cache size reported on Q6600
Date: Thursday, June 28, 2007 - 7:33 pm
On Fri, Jun 29, 2007 at 09:31:44AM +1000, Con Kolivas wrote:
quoted text
> This is a Q6600 which has cache size of 8 MB. Unless it's reporting each > half's effective L2, I think it should be reporting 8192 instead of 4096.
There are two L2's, each of 4MB. Each L2 shared by two cores. thanks, suresh
quoted text
> > On 2.6.22-rc6: > > cat /proc/cpuinfo > processor : 0 > vendor_id : GenuineIntel > cpu family : 6 > model : 15 > model name : Intel(R) Core(TM)2 Quad CPU @ 2.40GHz > stepping : 7 > cpu MHz : 2401.919 > cache size : 4096 KB > physical id : 0 > siblings : 4 > core id : 0 > cpu cores : 4 > fpu : yes > fpu_exception : yes > cpuid level : 10 > wp : yes > flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca > cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm syscall lm > constant_tsc pni monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr lahf_lm > bogomips : 4806.38 > clflush size : 64 > cache_alignment : 64 > address sizes : 36 bits physical, 48 bits virtual > power management: > > processor : 1 > vendor_id : GenuineIntel > cpu family : 6 > model : 15 > model name : Intel(R) Core(TM)2 Quad CPU @ 2.40GHz > stepping : 7 > cpu MHz : 2401.919 > cache size : 4096 KB > physical id : 0 > siblings : 4 > core id : 1 > cpu cores : 4 > fpu : yes > fpu_exception : yes > cpuid level : 10 > wp : yes > flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca > cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm syscall lm > constant_tsc pni monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr lahf_lm > bogomips : 4803.73 > clflush size : 64 > cache_alignment : 64 > address sizes : 36 bits physical, 48 bits virtual > power management: > > processor : 2 > vendor_id : GenuineIntel > cpu family : 6 > model : 15 > model name : Intel(R) Core(TM)2 Quad CPU @ 2.40GHz > stepping : 7 > cpu MHz : 2401.919 > cache size : 4096 KB > physical id : 0 > siblings : 4 > core id : 2 > cpu cores : 4 > fpu : yes > fpu_exception : yes > cpuid level : 10 > wp : yes > flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca > cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm syscall lm > constant_tsc pni monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr lahf_lm > bogomips : 4803.86 > clflush size : 64 > cache_alignment : 64 > address sizes : 36 bits physical, 48 bits virtual > power management: > > processor : 3 > vendor_id : GenuineIntel > cpu family : 6 > model : 15 > model name : Intel(R) Core(TM)2 Quad CPU @ 2.40GHz > stepping : 7 > cpu MHz : 2401.919 > cache size : 4096 KB > physical id : 0 > siblings : 4 > core id : 3 > cpu cores : 4 > fpu : yes > fpu_exception : yes > cpuid level : 10 > wp : yes > flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca > cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm syscall lm > constant_tsc pni monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr lahf_lm > bogomips : 4803.93 > clflush size : 64 > cache_alignment : 64 > address sizes : 36 bits physical, 48 bits virtual > power management: > > -- > -ck > - > To unsubscribe from this list: send the line "unsubscribe linux-kernel" in > the body of a message to
majordomo@vger.kernel.org
> More majordomo info at
http://vger.kernel.org/majordomo-info.html
> Please read the FAQ at
http://www.tux.org/lkml/
-
unsubscribe notice
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to
majordomo@vger.kernel.org
More majordomo info at
http://vger.kernel.org/majordomo-info.html
Please read the FAQ at
http://www.tux.org/lkml/
Previous message: [
thread
] [
date
] [
author
]
Next message: [
thread
] [
date
] [
author
]
Messages in current thread:
Wrong cache size reported on Q6600
, Con Kolivas
, (Thu Jun 28, 7:31 pm)
Re: Wrong cache size reported on Q6600
, Siddha, Suresh B
, (Thu Jun 28, 7:33 pm)
Re: Wrong cache size reported on Q6600
, Con Kolivas
, (Thu Jun 28, 7:57 pm)
Re: Wrong cache size reported on Q6600
, Chuck Ebbert
, (Fri Jun 29, 11:31 am)
Re: Wrong cache size reported on Q6600
, Kyle McMartin
, (Thu Jun 28, 7:25 pm)
Navigation
Create content
Mailing list archives
Recent posts
Popular discussions
linux-kernel
:
debian developer
Re: Dual-Licensing Linux Kernel with GPL V2 and GPL V3
Greg Kroah-Hartman
[PATCH 002/196] Chinese: rephrase English introduction in HOWTO
Jan Engelhardt
intel iommu (Re: -mm merge plans for 2.6.23)
Vladislav Bolkhovitin
Re: Integration of SCST in the mainstream Linux kernel
git
:
linux-netdev
:
David Miller
Re: [PATCH] pkt_sched: Destroy gen estimators under rtnl_lock().
Gerrit Renker
[PATCH 15/37] dccp: Set per-connection CCIDs via socket options
Antonio Almeida
HTB accuracy for high speed
David Miller
[GIT]: Networking
openbsd-misc
:
Colocation donated by:
Who's online
There are currently
0 users
and
564 guests
online.
Syndicate