Cc: Michael-Luke Jones <mlj28@...>, Jeff Garzik <jeff@...>, <netdev@...>, lkml <linux-kernel@...>, Russell King <rmk@...>, ARM Linux Mailing List <linux-arm-kernel@...>
I'm not sure what the latest versions are, so I'm not sure which
patches to review and which patches are obsolete.
On Tue, May 08, 2007 at 02:46:28AM +0200, Krzysztof Halasa wrote:
The queue manager interrupts should probably be implemented as an
irqchip, in the same way that GPIO interrupts are implemented. (I.e.
allocate 'real' interrupt numbers for them, and use the interrupt
cascade mechanism.) You probably want to have separate irqchips for
the upper and lower halves, too. This way, drivers can just use
request_irq() instead of having to bother with platform-specific
qmgr_set_irq() methods. I think I also made this review comment
with Christian's driver.
As with Christian's driver, I don't know whether an SRAM allocator
makes much sense. We can just set up a static allocation map for the
in-tree drivers and leave out the allocator altogether. I.e. I don't
think it's worth the complexity (and just because the butt-ugly Intel
code has an allocator isn't a very good reason. :-)
I.e. an API a la:
ixp4xx_qmgr_config_queue(int queue_nr, int sram_base_address, int queue_size, ...);
might simply suffice.
-