> From: Simon Arlott <simon@arlott.org>
>
> The VIA C7 is a 686 (with TSC) that supports MMX, SSE and SSE2, it also has
> a cache line length of 64 according to
>
http://www.digit-life.com/articles2/cpu/rmma-via-c7.html. This patch sets
> gcc to -march=686 and select s the correct cache shift.
>
> Signed-off-by: Simon Arlott <simon@fire.lp0.eu>
> Signed-off-by: Andi Kleen <ak@suse.de>
> Cc: Andi Kleen <ak@suse.de>
> Cc: Dave Jones <davej@codemonkey.org.uk>
> Cc: Alan Cox <alan@lxorguk.ukuu.org.uk>
> Signed-off-by: Andrew Morton <akpm@linux-foundation.org>