Hi Mikael, On Mon, 26 Mar 2007 13:57:29 +0200 (MEST), Mikael Pettersson wrote:Hopefully CPU manufacturers are not that stupid and don't implement MSRs using the same number and doing different things in CPU models which are otherwise similar enough for one driver to attempt to handle them both. But of course it's probably only a matter of time before I am proven wrong... I agree with you that accessing an MSR which might not be there should be avoided where possible and only used as a last resort. But until technical documentation is perfectly correct for all CPUs out there, there will always be cases where we need to do that. Intel. Rudolf will know the details better. -- Jean Delvare -
| Greg Kroah-Hartman | [PATCH 004/196] Chinese: add translation of SubmittingPatches |
| Alan Stern | Re: 2.6.22-rc2-mm1 |
| Satyam Sharma | Re: [PATCH 0/24] make atomic_read() behave consistently across all architectures |
| William Lee Irwin III | Re: [Announce] [patch] Modular Scheduler Core and Completely Fair Scheduler [CFS] |
git: | |
| Dale Farnsworth | Re: [PATCH 03/39] mv643xx_eth: shorten reg names |
| Jarek Poplawski | Re: HTB accuracy for high speed |
| Gerrit Renker | [PATCH 15/37] dccp: Set per-connection CCIDs via socket options |
| Jarek Poplawski | [PATCH] pkt_sched: Destroy gen estimators under rtnl_lock(). |
